



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/034,138	12/27/2001	Choon-Seng Tan	P01-3977	1621

22879 7590 05/05/2005

HEWLETT PACKARD COMPANY  
P O BOX 272400, 3404 E. HARMONY ROAD  
INTELLECTUAL PROPERTY ADMINISTRATION  
FORT COLLINS, CO 80527-2400

EXAMINER
----------

VU, TRISHA U

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 05/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/034,138

Applicant(s)

TAN ET AL.

Examiner

Trisha U. Vu

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 18 February 2005.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 27 December 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>2</u> .  | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

1. Claims 1-25 are presented for examination.

#### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 4-11, 13-17, 21-25 are rejected under 35 U.S.C. 102(b) as being anticipated by DeKoning et al. (6,085,333) (hereinafter DeKoning).

As to claim 1, DeKoning teaches data array system for providing a host computer device having a host bus redundant access to a data storage device, comprising: an active controller (e.g. RDAC#1 or RDAC#2) linked to the host bus (154) and the data storage device (disk array 108), the active controller including a messaging mechanism (CPU 112 and/or co-processor 115) for transmitting the messages and data over the host bus; and a standby controller (e.g. RDAC#2) linked to the host bus and the data storage device, the standby controller including message and data buffers (e.g. memory 116 and/or 114) for storing the messages and data, whereby the host bus functions as an inter-controller-link (Fig. 1 and col. 5 lines 57-64, col. 6 lines 34-64).

As to claim 4, DeKoning further teaches the standby controller includes a queue for storing a signal identifier (e.g. a script) and wherein the messaging mechanism of the

active controller writes the signal identifier over the host bus to the standby queue to provide processing information for the transmitted messages and data (col. 3 lines 36-62).

As to claim 5, DeKoning further teaches the standby controller includes a messaging mechanism (co-processor) configured to process the signal identifier in response to an interrupt from the active controller (the native controller requests the spare controller's co-processor to execute the script) and to process the stored messages and data based on the signal identifier (col. 3 lines 55-62).

As to claim 6, DeKoning further teaches the signal identifier indicates the stored messages and data as a message-only transfer, a message-with-data transfer, or a message-with-partial data transfer (the script includes synch info and instructions) (col. 3 lines 36-62).

As to claim 7, DeKoning further teaches the standby messaging mechanism moves data in the data buffer to memory as part of the processing of the stored messages and data (col. 5 lines 39-64 and col. 9 lines 1-6).

As to claim 8, DeKoning further teaches the active controller includes a reply queue (e.g. memory 116 and/or 114) and the standby messaging mechanism replies to the transmitted messages and data by writing a reply message to the reply queue indicating messaging can be transmitted by the active controller (spare controller 118.2 notifies the native controller 118.1 whether the mirroring is successful or there is an error) (col. 9 lines 30-40).

As to claim 9, DeKoning teaches a method for providing inter-controller communications between an active controller and a standby controller configured for

redundant communications between a host and a storage device and linked to a host bus, comprising: at the active controller (118.1), building a message; with the active controller, transferring the message to the standby controller (118.2); with the active controller, writing to a command/reply queue (e.g. memory 116 and/or 114) at the standby controller; with the standby controller, checking the command/reply queue for a next message; and upon detecting the next message, processing with the standby controller the transferred message (Fig. 1 and col. 5 lines 57-64, col. 6 lines 34-64, col. 10 lines 5-59).

As to claim 10, DeKoning further teaches driving an interrupt with the active controller to standby controller and wherein the checking is performed in response to the standby controller sampling the interrupt (the native controller requests the spare controller's co-processor to execute the script) (col. 3 lines 55-62).

As to claim 11, DeKoning further teaches with the active controller transferring data with the message (e.g. the script includes synch info and instructions), and wherein the transferred message indicates a presence or absence of the data (this is inherent since the script has instructions for the co-processor to retrieve the script and synch info) (col. 3 lines 35-62).

As to claim 13, DeKoning further teaches after the processing, with the standby controller writing to a reply queue (e.g. memory 116 and/or 114) at the active controller to indicate the processing is complete (spare controller 118.2 notifies the native controller 118.1 whether the mirroring is successful or there is an error) (col. 9 lines 30-40).

As to claim 14, DeKoning teaches a data storage system with redundant data storage, comprising: a host processor (in host computer 120); an active controller (118.1) controlling access by the host computer device to data storage devices; a standby controller (118.2) controlling access by the host computer device to the data storage devices; and a host bus (share bus 154) communicatively linking the host processor, the active controller, and the standby controller, wherein the active and standby controllers include redundancy messaging mechanisms configured to assert and sample signals on the host bus to provide inter-controller communications over the host bus (Fig. 1 and col. 5 lines 57-64, col. 6 lines 34-64).

As to claim 15, DeKoning further teaches the standby controller includes a command/reply queue (e.g. memory 116 and/or 114) for registering receipt of new messages and a message buffer for storing messages (e.g. memory 116 and/or 114), and wherein the active redundancy mechanism transfers messages to the message buffer of the standby controller and writes to the command/reply queue to indicate the transmittal of the messages (at least col. 5 lines 57-64 and col. 6 lines 6-21).

As to claim 16, DeKoning further teaches the active redundancy mechanism asserts an interrupt to the standby controller over the host bus and the standby redundancy mechanism responds to the interrupt by checking the command/reply queue (the native controller requests the spare controller's co-processor to execute the script) (col. 3 lines 55-62).

As to claim 17, DeKoning further teaches the standby controller includes a data buffer (e.g. memory 116 and/or 114) and wherein the active redundancy messaging

mechanism transfers data corresponding to the message over the host bus to the data buffer (col. 8 line 54 to col. 9 line 40).

As to claim 21, DeKoning teaches a method for providing inter-controller communications between an active controller (118.1) and a standby controller (118.2) configured for redundant communications between a host and a storage device and linked to a host bus, comprising: at the standby controller, specifying a range of memory in the standby controller as an interrupt range (spare controller 118.2 allocates space within its RPA memory 113.2) (col. 9 lines 7-12); with the active controller, writing data to the interrupt range of the standby controller (col. 10 lines 33-52); and at the standby controller, driving a local interrupt (interrupting processor 112.2) (Fig. 1 and col. 11 lines 6-14).

As to claim 22, DeKoning further teaches the interrupt driving is performed with a memory controller (co-processor 115.2) in the standby controller (col. 11 lines 6-14).

As to claim 23, DeKoning further teaches after the interrupt driving, with the standby controller writing to a reply queue at the active controller (spare controller 118.2 notifies the native controller 118.1 whether the mirroring is successful or there is an error) (col. 9 lines 30-40).

As to claim 24, DeKoning teaches a computing device comprising: a host central processing unit (CPU) (in host computer 120); a host bus (154) communicatively coupled to the host CPU; at least one data storage device (108); an active controller (118.1) linked to the host bus and the at least one data storage device (Fig. 1), the active controller including a messaging mechanism (CPU 112 and/or co-processor 115) for transmitting

the messages and data over the host bus; and a standby controller (118.2) linked to the host bus and the at least one data storage device, the standby controller including message and data buffers (e.g. memory 116 and/or 114) for storing the messages and data, whereby the host bus functions as an intercontroller-link configured to transfer data and message information between the active and standby controllers and wherein upon a failure of the active controller the inter-controller-link provides both data and message transfer within the computing device such that the host CPU can cause the standby controller to access data from the at least one data storage device (col. 6 line 60 to col. 7 line 39).

As to claim 25, DeKoning teaches a data array system for providing a host computer device having a host bus redundant access to a data storage device, comprising: an active controller sub-system (118.1) linked directly to the host bus (154) and the data storage device (108), the active controller sub-system (118.2) including a messaging mechanism (CPU 112 and/or co-processor 115) for transmitting messages and data over the host bus; and a standby controller sub-system linked directly to the host bus and the data storage device, the standby controller sub-system including message and data buffers (e.g. memory 116 and/or 114) for storing the messages and data, whereby the host bus functions as a redundant inter-controller-link such that upon failure of either of the active and standby controller sub-systems the host computing device maintains access to the data storage device (col. 6 line 60 to col. 7 line 39).



***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 2-3 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeKoning et al. (6,085,333) (hereinafter DeKoning) in view of Surugucchi et al. (6,094,699) (hereinafter Surugucchi).

As to claims 2-3, and 20, the argument above for claim 1 applies. However, DeKoning does not explicitly disclose the host bus is a peripheral component interconnect (PCI) bus and the active and the standby controllers are PCI-compliant devices. Surugucchi teaches PCI bus connecting PCI-compliant RAID controllers (col. 1 lines 19-27). It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement PCI bus and PCI-compliant RAID controllers as taught by Surugucchi in the system of DeKoning because PCI bus provides high performance, and also this configuration is advantageous for improving the speed in accessing peripheral devices (col. 1 lines 26-27).

4. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over DeKoning et al. (6,085,333) (hereinafter DeKoning) in view of Osman et al. (5,659,718) (hereinafter Osman).

As to claim 12, the argument above for claim 11 applies. However, DeKoning does not explicitly disclose the message defines the data as all or partial and wherein the standby controller stores the data based on the all or partial data definition. Osman teaches message including information which defines the data as all or partial (a frame or a burst) (col. 12, lines 31-53). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include information which defines the data as all or partial as taught by Osman in the system of DeKoning so that the destination device will better process and reconstruct the information properly.

5. Claims 18-19 is rejected under 35 U.S.C. 103(a) as being unpatentable over DeKoning et al. (6,085,333) (hereinafter DeKoning) in view of Burkhardt, Jr. et al. (5,142,683) (hereinafter Burkhardt).

As to claims 18-19, the argument above for claim 17 applies. However, DeKoning does not explicitly disclose transmitting a signal to the active controller upon completion of the transfer of the data out of the data buffer and transmitting an interrupt to the active controller. Burkhardt teaches transmitting a signal (response available) to the source device (processor 29) upon completion of the transfer of the data out of the data buffer and transmitting an interrupt to the source device (col. 14, lines 57-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide completion notification and interrupt to the source device as taught by Burkhardt in the system of DeKoning to notify/update the source device of the processing status.

6. Claims 1-3, 9, 13-14, 17, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641).

As to claim 1, Mori teaches a data array system for providing a host computer device having a host bus redundant access to a data storage device (100) (at least Fig. 1 and Fig. 7), comprising: an active controller (Control Apparatus #1) linked to the data storage device (100), the active controller including a messaging mechanism for transmitting the messages and data over a host bus (from a host device); and a standby controller (Control Apparatus #2) linked to the data storage device, the standby controller including message and data buffers for storing the messages and data (Fig. 1 and col. 6, lines 1-50). However, Mori does not explicitly disclose the active controller and the standby controller linked to the host bus whereby the host bus functions as an inter-controller-link. Herbert teaches redundant controllers that attach directly to the host system's main PCI bus (col. 4, lines 32-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the active controller and the standby controllers both linked directly to the host PCI bus as taught by Herbert in the system of Mori to minimize the number of buses for connecting devices and thus reduce the system cost, also PCI bus provides high speed and plug and play advantages.

As to claim 2, Herbert further teaches the host bus is a peripheral component interconnect (PCI) bus (col. 4, lines 32-40).

As to claim 3, Herbert further teaches the active and the standby controllers are PCI-compliant devices (col. 4, lines 32-40).

As to claim 9, Mori teaches a method for providing communications between an active controller (Control Apparatus #1) and a standby controller (Control Apparatus #2) configured for redundant communications between a host (host device) and a storage device (100), comprising: at the active controller, building a message; with the active controller, transferring the message to the standby controller; with the active controller, writing to a command/reply queue at the standby controller (at least a command in Fig. 9); with the standby controller, checking the command/reply queue for a next message; and upon detecting the next message, processing with the standby controller the transferred message (Fig. 1, Fig. 7, and col. 6, lines 1-50). However, Mori does not explicitly disclose the active controller and the standby controller linked to the host bus whereby the host bus functions as an inter-controller-link. Herbert teaches redundant controllers that attach directly to the host system's main PCI bus (col. 4, lines 32-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the active controller and the standby controllers both linked directly to the host PCI bus as taught by Herbert in the system of Mori to minimize the number of buses for connecting devices and thus reduce the system cost, also PCI bus provides high speed and plug and play advantages.

As to claim 13, Mori further teaches after the processing, with the standby controller writing to a reply queue at the active controller to indicate the processing is

complete (a write instruction completion report is sent to the host device) (col. 6, lines 43-50).

As to claim 14, Mori teaches a data storage system with redundant data storage, comprising: a host processor (host device); an active controller (Control Apparatus #1) controlling access by the host processor to data storage devices (100); a standby controller (Control Apparatus #2) controlling access by the host processor to the data storage devices; wherein the active and standby controllers include redundancy messaging mechanisms (Fig. 1, Fig. 7, and col. 6, lines 1-50). However, Mori does not explicitly disclose a host bus communicatively linking the host processor, the active controller, and the standby controller, to assert and sample signals on the host bus to provide inter-controller communications over the host bus. Herbert teaches redundant controllers that attach directly to the host system's main PCI bus (col. 4, lines 32-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the active controller and the standby controllers both linked directly to the host PCI bus as taught by Herbert in the system of Mori to minimize the number of buses for connecting devices and thus reduce the system cost, also PCI bus provides high speed and plug and play advantages.

As to claim 17, Mori further teaches the standby controller includes a data buffer (cache memory 11') and wherein the active redundancy messaging mechanism transfers data corresponding to the message over the host bus to the data buffer (col. 7, lines 19-50).

As to claim 20, Herbert further teaches the host bus is a peripheral component interconnect (PCI) bus and the active and standby controllers are PCI-compliant devices. (col. 4, lines 32-40).

7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641) in view of Osman et al. (5,659,718) (hereinafter Osman).

As to claim 4, the argument above for claim 1 applies. Mori further teaches the standby controller includes a queue (cache memory 11') for storing information from the active controller over the host bus to provide processing information for the transmitted messages and data (col. 7, lines 19-62). However, Mori and Herbert not explicitly disclose the information includes a signal identifier. Osman teaches a signal identifier (at least start field 701 and end field 705 to indicate the start and the end of the frames and bursts) (col. 12, lines 31-53). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the signal identifier as taught by Osman in the system of Mori and Herbert so that the destination device will better process and reconstruct the information properly.

8. Claims 5-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641) and Osman et al. (5,659,718) (hereinafter Osman), and further in view of Burkhardt, Jr. et al. (5,142,683) (hereinafter Burkhardt).

As to claim 5, the argument above for claim 4 applies. However, Mori, Herbert, and Osman do not explicitly disclose processing the signal identifier in response to an

interrupt from the active controller. Burkhardt teaches processing the message by the destination device (processor 22) in response to an interrupt from the source device (processor 29) after the message is copied into a buffer (Fig. 6, abstract, and col. 12, lines 34-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the interrupt as taught by Burkhardt in the system of Mori, Herbert, and Osman to notify the destination device of the existence of the message.

As to claim 6, Osman further teaches the signal identifier indicates the stored messages and data as a message-only transfer, a message-with-partial data transfer, or a message-with-data transfer (single frame or a burst).

As to claim 7, Mori further teaches the standby messaging mechanism moves data in the data buffer to memory as part of the processing of the stored messages and data (col. 12, lines 37-54).

As to claim 8, Mori further teaches the active controller includes a reply queue and the standby messaging mechanism replies to the transmitted messages and data by writing a reply message to the reply queue indicating messaging can be transmitted by the active controller (a write instruction completion report is sent to the host device) (col. 6, lines 43-50).

9. Claims 10-11 and 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641), and further in view of Burkhardt, Jr. et al. (5,142,683) (hereinafter Burkhardt).

As to claim 10, the argument above for claim 9 applies. However, Mori and Herbert do not explicitly disclose driving an interrupt with the active controller to standby controller and wherein the checking is performed in response to the standby controller sampling the interrupt. Burkhardt teaches processing the message by the destination device (processor 22) in response to an interrupt from the source device (processor 29) after the message is copied into a buffer (Fig. 6, abstract, and col. 12, lines 34-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the interrupt as taught by Burkhardt in the system of Mori and Herbert to notify the destination device of the existence of the message.

As to claim 11, Mori further teaches transferring data with the message, and wherein the transferred message indicates a presence or absence of the data (at least Fig. 9).

As to claims 18-19, the argument above for claim 17 applies. Mori further teaches the standby redundancy messaging mechanism transfers the data from the data buffer to another memory device to enable receipt of additional data (at least col. 12, lines 37-54). However, Mori and Herbert do not explicitly disclose transmitting a signal to the active controller upon completion of the transfer of the data out of the data buffer and transmitting an interrupt to the active controller. Burkhardt teaches transmitting a signal (response available) to the source device (processor 29) upon completion of the transfer of the data out of the data buffer and transmitting an interrupt to the source device (col. 14, lines 57-68). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide completion notification and interrupt to



the source device as taught by Burkhardt in the system of Mori and Herbert to notify/update the source device of the processing status.

10. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641) and Burkhardt, Jr. et al. (5,142,683) (hereinafter Burkhardt), and further in view of Osman et al. (5,659,718) (hereinafter Osman).

As to claim 12, the argument above for claim 11 applies. Mori, Herbert, and Burkhardt not explicitly disclose the message defines the data as all or partial and wherein the standby controller stores the data based on the all or partial data definition. Osman teaches message including information which defines the data as all or partial (a frame or a burst) (col. 12, lines 31-53). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include information which defines the data as all or partial as taught by Osman in the system of Mori, Herbert, and Burkhardt so that the destination device will better process and reconstruct the information properly.

11. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641), and further in view of Hayashi et al. (6,115,803) (hereinafter Hayashi).

As to claim 15, the argument above for claim 14 applies. However, Mori further teaches the standby controller includes a message buffer for storing messages (cache memory 11') wherein the active redundancy mechanism transfers messages to the

Art Unit: 2112

message buffer of the standby controller (Fig. 1, Fig. 7, and col. 6, lines 43-50).

However, Mori and Herbert not explicitly disclose the standby controller includes a command/reply queue for registering receipt of new messages, and wherein the active redundancy mechanism writes to the command/reply queue to indicate the transmittal of the messages. Hayashi teaches command/reply queue for registering the messages (at least col. 6, lines 14-34). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include command/reply queue as taught by Hayashi in the system of Mori and Herbert to keep track of the command processing.

12. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641) and Hayashi et al. (6,115,803) (hereinafter Hayashi), and further in view of Burkhardt, Jr. et al. (5,142,683) (hereinafter Burkhardt).

As to claim 16, the argument above for claim 15 applies. However, Mori, Herbert, and Hayashi not explicitly disclose the active redundancy mechanism asserts an interrupt to the standby controller over the host bus and the standby redundancy mechanism responds to the interrupt by checking the command/reply queue. Burkhardt teaches asserting an interrupt to the destination device (processor 22) for checking its command queue (126) (Fig. 6, abstract, and col. 12, lines 34-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the interrupt as taught by Burkhardt in the system of Mori, Herbert, and Hayashi to notify the destination device of the existence of the message.

Art Unit: 2112

13. Claims 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (6,606,683) in view of Herbert (6,151,641), and further in view of Iswandhi et al. (5,675,807) (hereinafter Iswandhi).

As to claim 21 Mori teaches a method for providing inter-controller communications between an active controller (Control Apparatus #1) and a standby controller (Control Apparatus #2) configured for redundant communications between a host (host device) and a storage device (100) (Fig. 1, Fig. 7, and col. 6, lines 1-50). However, Mori does not explicitly disclose the active controller and the standby controller linked to a host bus. Herbert teaches redundant controllers that attach directly to the host system's main PCI bus (col. 4, lines 32-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the active controller and the standby controllers both linked directly to the host PCI bus as taught by Herbert in the system of Mori to minimize the number of buses for connecting devices and thus reduce the system cost, also PCI bus provides high speed and plug and play advantages. However, Mori and Herbert do not explicitly disclose specifying a range of memory in the standby controller as an interrupt range; writing data to the interrupt range of the standby controller by the active controller; and driving a local interrupt at the standby controller. Iswandhi teaches specifying a range of memory in the destination device as an interrupt range; writing data (packetized message) to the interrupt range of the destination device by the source device; and driving a local interrupt at the standby controller (storage of the interrupt data will initiate an internal interrupt to notify the destination device) (at least abstract and col. 6 line 61 to col. 7 line 16). It would have

been obvious to one of ordinary skill in the art at the time the invention was made to implement the interrupt message delivery as taught by Iswandhi in the system of Mori and Herbert to notify the destination of an event wherein the system can minimize the requirement of additional interrupt lines.

As to claim 22, Iswandhi further teaches the interrupt driving is performed with a memory controller (BTE 88) in the standby controller (destination CPU) (Fig. 5 and col. 16, lines 37-51).

As to claim 23, Mori further teaches writing to a reply queue at the active controller by the standby controller (a write instruction completion report is sent to the host device) (col. 6, lines 43-50).

### ***Response to Arguments***

1. Applicant's arguments filed 02-18-05 have been fully considered but they are not persuasive:

As addressed by the Examiner in the previous Office Action, Mori does not explicitly disclose how the active and standby controllers linked to the host bus, therefore they could directly link to the host bus or indirectly link to host bus (e.g. through several buses before it reaches the host bus). Therefore, implementing each of the controllers to attach directly to the host bus reducing the number of buses for connecting. It is noted that only the teaching of "controller(s) that attach directly to the host system's bus" is brought in, this will not destroy the invention of Mori since the controllers of Mori still can communicate to each other and to the host in the way taught in Mori, the only

Art Unit: 2112

difference now is that they are directly connected to the host bus, instead of going through a couple of buses before reaching the host bus.


### *Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trisha Vu whose telephone number is 571-272-3643. The examiner can normally be reached on Mon-Thur and alternate Fri 8:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
**TIM VO**  
**PRIMARY EXAMINER**

  
Trisha Vu  
Examiner  
Art Unit 2112

uv